VDD (Voltage at Drain Drain)

[석수]

VDD (Voltage Drain Drain): 전계 효과 트랜지스터(FET)의 드레인(Drain)에 연결되는 양(+) 전원입니다.


https://m.blog.naver.com/cok2529/70142984494

Vcc, Vee, Vdd, Vss의 차이점

The "drain" of a transistor (FET) does not have a fixed voltage on its own. Instead, its voltage is either an operating/supply voltage applied through an external load, or a dynamic potential relative to the source terminal, known as \(V_{DS}\).

The specific voltage value depends heavily on your circuit design:

Drain Voltage (\(V_{D}\)): The absolute voltage at the drain pin compared to the circuit ground (0V).

Drain-Source Voltage (\(V_{DS}\)): The voltage difference between the drain and the source. This dictates the transistor's operational region (e.g., cutoff, linear, or saturation).

Because voltage at the drain can swing dynamically depending on switching or amplification, you typically size your transistor to withstand a maximum rating (\(V_{DSS}\)) that is significantly higher than your power supply to prevent damage.To find the exact safe operating voltages or maximum thresholds for your specific component, consult the manufacturer's specification. You can search and download these for thousands of parts using the Digi-Key Part Search or the Mouser Electronic Components Distributor.